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a dictionary of meaningful words is maintained at the 
receiver. Thus, in the above example, a dictionary con- 
taining 64 words, each represented by 64 binary symbols, 
may be used to contain the meaningful words which 
represent the 64 brightness levels. 
Any received group of 64 symbols which does not 
match one of the dictionary words completely must con- 
tain an error. The most probable word which has been 
received is determined by matching the received group 
of symbols with each of the dictionary words and choos- 
ing the dictionary word having the greatest number of 
In order to fully utilize the discriminatory capacity of 
noise may distort discrete binary signal levels applied 
receiving end. The apparatus a result, even if a received word contains several errors, it will still be much more similar to one dictionary word factor" to each received binary symbol indicating the than any of the others. Generally, will be a certain ratio between the received signal level representative of number of symbols by which each dictionary word is the symbol and the signal level which would be received 
in the absence of noise. A dictionary is provided defining 20 different from every other dictionary word, i.e., any pair 
of dictionary words has the same number of dissimilar 
symbols. For maximum utilization of the capacity of the a plurality of words, each comprised of a plurality of bits. Each received word is compared with all of the dictionary system, the number of symbols by which any pair words to determine the correlation value therebetween. of dictionary words is dissimilar is made a 
received word with the corresponding bit of the dictionary nals generally will be received in the presence of noise. word. The products so are then summed to The binary level of each symbol is obtained by integrating yield a correlation value. The dictionary word yielding the the received signal Over the period of one symbol. The 
highest correlation value when compared with the re- 3o noise which is present results in the integrated value 
assembling any value between the two binary levels ceived word identifies the received word. 
which would be obtained in the absence of noise. Some 
receiver systems merely assign a binary value to each 
symbol depending upon which binary level the integrated 
The invention described herein was made in the per- 35 signal value is closer to. After assigning such binary 
values, the received word (represented by a group of 
sym'bols) is compared with the dictionary words, and 
every received symbol has the same weight in determining 
how closely the received and dictionary words match. 
Aeronau- '' an in- 
5 elaims 
Binary data decoding apparatus for use at the matching as the most probable word. 
receiving end of a communication on which such redundancy encoding systems, dictionary words are 
to the sending end prior to the signals reaching the 15 chosen which are very different from each Other* As a 
A received word is compared with a dictionary word by communication systems of the type described above, mu1tipIying the confidence factor of each symbol of the 25 wherein redundancy coding is used, the transmitted sig- 
ORIGIN OF INVENTION 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 USC 2457). 
40 Systems which assign a simple binary value to each 
noisy portion of the received signal representing a binary 
This invention relates to data transmission systems. svmbol. waste much of the received information. Not 
BACKGROUND OF THE INVENTION 
In many situations, it is necessary to transmit data only does each signal portion have an integrated value 
under conditions which result in the received signals con- closer to one binary level than the other, but a determina- 
taining large quantities of noise. For example, extra- 45 tion could be made as to the confidence with which the 
terrestrial space probes transmit data such as television closest binary level is known. For example, if the binary 
signals to receivers on the earth. Due to the great dis- levels are +1 and -1, an average signal value of + O S  
tances involved, the receivers must determine what the is not only most probably a +1 but the confidence level 
transmitted data was in spite of small signal-to-noise with which this determination has been made can be 
ratios. If the data is represented by a minimum number 50 said to be 50%. Greater accuracy in determining the data 
of binary signals, or bits, the loss of even one bit by words represented by received signals could be obtained 
noise-masking results in a transmission error. For ex- by assigning a greater weight to those symbols known 
ample, if no redundancies are used, a television picture with a higher confidence than those known with a very 
having areas defined by 64 different levels of brightness low confidence. Such a system would provide a greater 
could normally be represented by groups of 6 binary 55 probability of error-free data transmission by utilizing 
symbols each. However, if even one of the 6 symbols all of the available information. 
OBJECTS AND SUMMARY OF THE were lost in transmission, the indicated brightness level 
INVENTION would be erroneous. A low probability of error can be achieved under noisy 
communication conditions by encoding the data in a 60 Accordingly, one object of the present invention is to 
manner which provides many redundancies. Instead of provide a system for communication in the presence of 
utilizing 6 binary symbols, a coding system can be used noise, which provides a greater probability of error-free 
which employs 64 binary symbols, so that there are many communication than systems available heretofore. 
redundancies. Of the Mllions of possible combinations of Another object of the invention is to provide a decoding 
64 binary symbols, only 64 combinations are utilized to 65 apparatus for use in such a communication system which 
represent the 64 brightness levels. apparatus is faster than heretofore known decoding de- 
vices providing comparable decoding performance. In many encoding systems which utilize redundancies, 
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The present invention provides a system for use at the 
receiving end of a communication channel which may be 
subjected to noise. The channel carries data in the form 
of discrete binary signal levels, which may be distorted 
prior to reaching the receiver. For example, while an in- 
tegral of the received signal over the period of one binary 
symbol may yield values of + 1 and - 1 in the absence of 
noise, the integral may be $0.5 due to the presence of 
ary, the sum, or correlation value, and address left in the 
comparer are those of the most probable dictionary word. 
The address of such word is utilized to read out from the 
dictionary the most probable data word which has been 
received. 
In another embodiment of the invention, the decoding 
system functions without the necessity of synchronizing 
signals which indicate the beginning of each data word. 
5 
noise. The system of the present invention assigns a “con- 
fidence factor” to each received signal level. The con- 
fidence factor is the ratio between the received signal level 
and the signal level which would be received in the absence 
of naise. For example, an integral of $0.5 in a system 
which yields levels of +1 and -1  in the absence of 
noise, is rearesented by a confidence factor indicating the 
sym6ol is probably a $ 1 and the confidence is 50%, i.e., 
the confidence factor is 3.0.5. Data is carried over the 
communication channel by groups of binary symbols, each 
groU9 representing a code word. In the present invention, 
confidehce factors for the symbols of a code word are 
derived, and the code word is then represented by a group 
of confidence factors. 
ik trafismission systems utilizing the receiving methods 
of the present ihvention, a large number of symbols may 
Be nsed to represent each code word so that there is an 
extremely large number of possible permutations. How- 
ever, onljr a limited number of possible permutations of 
the syhbols represent Meaningful words. For example, a 
group of 64 binary symbols representing a word will have 
264 permutations. However, only 64 of these may in fact 
represent meaningful words, that is, words which would 
have been transmitted. A dictionary of these meaningful 
words is maintained at the receiver. To determine the most 
probable word which is represented by a group of binary 
symbols representirig a code word, first the confidence 
factor is derived for each portion of the received signal 
representing a binary symbol. Each binary symbol may 
be represented by a confidence factor having any one of 
a number of values, such as 32 possible values. Then the 
group of confidence factors is compared with each word 
in the dictionary to determine their degree of correlations. 
The dictionary word yielding the highest correlation value 
is taken to Be the word which has been received. 
In deriving each correlation value between a received 
data word and a dictionary word, the circuit of the in- 
vention compares each group of confidence factors with 
the corresponding symbols of the dictionary word whose 
correlation value is being determined. Each confidence 
factor and corresponding dietionary symbol which rep- 
resent the same binary level add to the correlation value 
by an amount proportional to the confidence factor. For 
example, a confidence factor of $0.5 and a correspond- 
ing dictionary symbol of +1 make a contribution of 
+0.5 to the correlation value. In this way, the circuit 
utilizes information about the strength of the received 
signals giving rise to each confidence factor. 
In one embodiment of the invention, it is assumed that 
synchronizing signals are available to indicate the begin- 
ning of each signal portion representing a word. The 
comparison between the received word and the dictionary 
word is made by multiplying each binary symbol of a 
dictionary word with the corresponding confidence factor 
(which represents a received symbol). These products 
are added to obtain a sum indicating the degree of cor- 
relation between the received word and one dictionary 
word. The sum obtained in the comparison with each 
dictionary word is entered into a qualitative comparer. 
The qualitative comparer compares each sum (represent- 
ing a degree of correlation) with the sum obtained in the 
comparison with the previous dictionary word, and re- 
tains only the highest sum and the address of the diction- 
ary word giving rise to it. This comparison and hold 
process continues for the entire dictionary, each compari- 
son resulting in the retention of the higher of two sums. 
When the comparison has been made for the entire diction- 
$is system compares the received iymbols (represented 
by confidence factors) with the dictionary words for all 
possible phases of the received words. This is accom- 
plished by treating each group of serially-received symbols 
of the length of one code word as though it represented 
one code word, even though the group generally rep- 
15 resents the last symbols of one code word and the first 
symbols of the next word. A coding scheme is chosen so 
that any group of symbols which is not in proper phase, 
i.e., it contains symbols from two code words, yields a 
low correlation with every dictionary word. 
In one example of a system which does not require 
synchronizing signals indicating the beginning of code 
words, a shift register is utilized to hold confidence fac- 
tors. As each symbol confidence factor is derived, it is 
serially entered into the first cell of the shift register. Dur- 
25 ing the time required to receive one symbol, the code word 
in the shift register is compared with all of the words in 
the dictionary, and the highest correlation value is re- 
tained along with the address of the dictionary word 
yielding that value. When the next confidence factor is 
30 received, this is entered into a first cell of the shift register, 
and all confidence factors therein are shifted by one cell. 
A comparison of this new word in the shift register is 
then made with all words in the dictionary, and if such 
comparisoh results in a correlation value greater than was 
35 derived for the previous comparison, then the new highest 
correlation value and the corresponding dictionary ad- 
dress are retained. This process continues for a number of 
symbols equal to the length of one code word, and the 
address yielding the best correlation is taken as the most 
40 probable word. Inasmuch as this embodiment of the in- 
vention makes comparisons for a large number of phases, 
synchronization sigiials indicating the beginning of each 
data word can be dispensed with. 
A significant feature of the invention is the use of 
45 analog and digital circuits to efficiently perfom the vari- 
ous operations. Digital circuits are generally used for 
accurate storing of values, for multiplication operations, 
and for qualitative comparisons. Analog circuits are used 
for summing operations. The hybrid circuitry permits 
50 rapid and accurate decoding of received code words. 
A more complete understanding of the invention may 
be had by a eonsideration of the following specification 
and claims taken in conjunction with the accompanying 
drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
20 
55 
FIG. 1 is a simplified schematic diagram of a system 
FIG. 2 is a schematic diagram of a decoder system con- 
FIG. 3 iE a schematic diagram of a multiplier circuit 
FIG. 4 is a schematic diagram of a second embodiment 
illustrating the principles of operation of the invention; 
GO structed in accordance with the invention; 
for use in the embodiment of FIG. 2; and 
of the invention. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
FIG. 1 is a simplified schematic diagram of one em- 
bodiment of the invention comprising a receiver 80 for 
70 receiving signals and delivering those portions represent- 
ing binary symbols. The receiver may (be a circuit for 
receiving signals from a distant space probe, the sig- 
nals containing a carrier wave modulated by binary sig- 
nals and the receiver demodulating the carrier wave and 
75 delivering only the binary signal portions. 
85 
3,541.314 
The output of the receiver EO is delivered to a confi- 
dence factor sampler E2 which samples the received sig- 
nals, as by taking the integral of the signal over the period 
of duration of one symbol. The sampler 12, generates a 
confidence factor output representing a binary level and 
the confidence with which that binary level is <known. 
For example, if the received signals have binary values 
of + 1 and - 1 in the absence of noise, and if the sample 
is +OS, then the output of the sampler 12 indicates that 
the confidence factor is +OS. 
The confidence factors derived by the sampler 12 are 
serially delivered to a multiplier comparer circuit 14. 
When the symbols representing an entire code word have 
been received by the comparer 14, this received code word 
is compared with each of the words in a dictionary 16 
in parallel. 
The dictionary 16 contains all of the combinations of 
symbols which represent meaningful code words. The com- 
parer circuit 14 generates a correlation output for each 
comparison with a dictionary word to indicate the de- 
gree of correlation between the received and dictionary 
words. The correlation value for each dictionary word 
and the address of the dictionary word are delivered to a 
compare and hold circuit B8. The circuit 18 compares 
the correlation values derived in the comparison of the 
received code word with each of the dictionary words, 
and chooses the address of that dictionary word giving the 
highest correlation value. This address, which is delivered 
at the output 20 of the compare and hold circuit, indi- 
cates the most probable code word which has been re- 
ceived. 
The number of symbols constituting a code word and 
the number of words in a dictionary varies according to 
the particular application. A typical application of the sys- 
tem is the transmission of code words indicating up to 
44 different levels of brightness of a dot of a television 
raster. The 64 different levels could be represented by six 
binary digits. However, in order to assure reliable trans- 
mission over a noisy channel, each code word may be 
represented by 64 binary symbols. The code governing 
the pattern of the 64 binary symbols is generally of a type 
wherein every symbol has an equal value in contributing 
to the value of the code word. As a result, a small num- 
ber of errors cannot grossly affect the value represented 
by the code word, no matter in which symbol position 
the errors occur. With 64 binary symbols, there are a pos- 
sible 264 code words, only 64 of which can be correct 
(i.e., represent a meaningful word). Therefore, a diction- 
ary of 64 code words, each represented by 64 binary sym- 
bols, can be used. In this case, each code word in the 
dictionary has many symbols which are different from 
those of any other code word in the dictionary. 
FIG. 2 is a schematic diagram of one embodiment of 
a decoder system constructed in accordance with the in- 
vention, illustrating the operation of the circuit for a 
simplified example wherein each code word is represented 
by only four symbols, and the dictionary contains only 
four words (out of a possible 64 combinations for 4 
binary symbols). In the system of FIG. 2, the received 
signals which may be received from a distant space 
probe are delivered to a receiver 2 which provides an 
output 26 filtered so as to contain only the symbol values 
plus noise of approximately the same frequency. It is 
assumed in this example that synchronization has been 
achieved so that the beginning of each code word is 
known. Other embodiments, previously mentioned and 
to be described in detail later, enable detection in cases 
where synchronization signals are not available. 
The output 26 from the receiver 24 is delivered to an 
integrator sampler circuit 28 which takes samples of 
the received signals by integrating the signal over the 
period of a symbol. The output of the sampler 28 is 
a train of pulses with a duration of each pulse equal to 
the duration of each svmbol. and with a height of each 
its period. These outputs be considered to be con- 
fidence factors, inasmuch as they indicate the ratio be- 
tween the noisy signal and the signal in the absence of 
noise, which indicates the degree of confidence or con- 
fidence level with which the received signals are known. 
For example, a first symbol indicated by the waveform 
drawn above the output line 30 from the sampler circuit 
28 has an integral value of +0.8. This represents a con- 
fidence factor of +SO%, which indicates that the symbol 
is a +I  binary digit and the confidence with which that 
binary level is known is 80%. (Note that a 100% con- 
fidence factor does not indicate that a symbol is known 
with complete certainty, but is a ratio indicating the like- 
lihood is greater than for a lower ratio such as 80%.) 
The output 30 of the integrator sampler circuit 28 is 
delivered to an analog-to-digital converter 32 which con- 
verts each confidence factor into a five digit binary num- 
ber. The first digit indicates the sign of the confidence 
factor, i.e., the binary value of the symbol, and the other 
20 four digits represent the confidence factor ratio for a 
given symbol. For example, a confidence factor of $0.8 
can be represented by the five-digit word 11000, wherein 
the first 1 represents the positive sign, and the other four 
digits represent the value 0.8. The 
25 the analog output of the sampler 
number is to more easily store the 
parisons of the received words with the dictionary words. 
In order to do this, a hybrid circuit of the type illustrated 
in FIG. 2 is used, employing both analog and digital cir- 
30 cuit portions. The converter 32 is utilized in order to fa- 
cilitate multiplication to be performed by the next cir- 
cuitry, inasmuch as multiplication is generally easier to 
accomplish at high speed with digital circuits than with 
analog circuits. 
The output 34 of the converter 32 is delivered to a 
temporary storing circuit 35 which holds the confidence 
factors until four have been received, and then, when a 
synchronization signal is received, delivers the four con- 
4o fidence factors to a register 36. The register 36 has four 
portions 39, 41, 43, and 4§, each of the four portions 
having five cells for holding each of the five binary digits 
representing one symbol. As each symbol of a word is 
delivered to a register 36, the digits thereof are entered 
into the cells of the register. When all four symbols have 
45 been received, SO that 20 digits have been entered into 
the register 36, a comparison of the word represented in 
the register 36 can be made with all of the words repre- 
sented in a dictionary 38. 
The comparison of the word in the register 36 with 
50 all dictionary words is made by multiplying each con- 
fidence factor symbol, represented by five digits, by a 
corresponding binary digit of the dictionary. Inasmuch 
as each word of the dictionary 38 has four digits, four 
products are thereby generated. The process entails the 
delivery of one word at a time from the dictionary 38 
to the four output lines 48 of the dictionary circuit. Each 
row of the dictionary holds four digits representing one 
dictionary word. The dictionary may comprise a shift 
register which shifts the four digit values in each row 
down to the next row at each control pulse input thereto. 
The digit values in the bottom-most row are delivered 
over output lines 40 to the register 42. 
The four digit values in the register 4% are entered into 
65 a multiplier circuit 44, and the twenty digit values from 
the register 36 are also entered into the multiplier 44. 
'Each confidence factor in the register 36, su 
confidence factor represented in the portion 
register, is multiplied by a corresponding digit value in 
70 the dictionary register 42, in this case the value in the 
cell 46 of the reeister 82. 
15 
35 
The output of &e multiplier circuit 4 
products. These four products are delivered in parallel 
over four lines to an adder circuit 48. In the example 
pulse equal to the intkgral of the received signal over 75 shown in FIG. 2, the dictionary word WB in the bottom- 
3,541,314 
most row has values of -1 -1, +1, $1. When word domain. It may be noted t the comparator circuit 54 
WP is multiplied by the confidence factors +.8, +.1, need only determine which is the greater of two inputs 
-.6, -.2, respectively, it yields the four products -.8, and does not have to determine how much one is greater 
-.l, -.6, and -.2. The adder 48 algebraicaUy adds than the other. 
the four products received from the multiplier 44 at each FIG. 3 is a schematic diagram of circuitry correspond- 
b t a n t ,  thereby generating a correlatioa number. For ex- ing to the multiplier 44 and adder 48 of FIG. 2, for 
ample, the sum of the products -3, -.l, -.6, and -.2, multiplying the confidence factors of received signals by 
representing correlation with the word W1, is -1.7. As dictionahy words and for adding the products to obtain 
these sums are generated, by apparatus to be described, Correlation values. The circuit includes a register 62 for 
they are delivered over the output 50 to the analog-to- holding words from the dictionary and a register 64 
digital converter 52, Io for holding confidence factors derived from the received 
The converter 52 generates a series of binary digits Signals, corresponding to the circuits 42 and 36 of FIG. 
representing each analog correlation V ~ W  it receives, 2. The circuit also includes a multiplier circuit 66 and an 
such as the value -1.7 in the above example, and de- adder circuit 68, corresponding to the circuits 44 and 48 
livers the digits in parallel to a binary qualitative corn- 15 in HG.  2 A four digit word from the dictionary is 
Parator Circuit 54, and also to a hold circuit 56. entered into the four cells 70,72,74, and 76 of the register 
62, one digit of the dictionary word entering each cell. the correlation Each of the four confidence factors representing one code value from the converter $2 with ~1 comlation valw reg- word is entered into one of the four register portions 71, istered in the hold circuit 56 to determine which is eo 80, 82, and 84 of the register 64. Each of the portions, 
larger. If the correlation value remived from the con- 
verter 52 is larger &an the value in the hold circuit 56, such as 78, includes five register cells, a first labeled 
then the comparator 54 delivers a pulse on its output s holding a digit for indicating the sign of the confidence 
59 to the hold circuit 56 which results in the hold circuit factor, and the four Other cell6 labeled "Z3, 2', 2l, and 2O" 
erasing the value which it heid and the holding digits for indicating up to sixteen different con- 
correlation value being received from the converbr 52. 25 fide*ce factors. 
If the value in the converter 52 is smalkr than the value The corretation of the four-digit dictionary word with 
in the hold c i r c ~ t  56, the value in the hold circuit is the received word represented by four confidence factors, 
not changed. Along with the correlation value, the hold is aceofiplished by multiplying corresponding digits in 
circuit 56 also stores the address in the dictionary 38 the mult4plier 66 and adding the products in the adder 68. 
from which the dictionary word was obtained, which 30 Inasmuch as each dictionary digit has a level of only 
resulted in the stored correlation value. An additional 4-1 or -1, its multiplication by the confidence factor is 
set of digits (not shown) is included with each row of accorhplished by first multiplying it by the sign of the 
the dictionary to indicate the address of the row at every confidence factor, which is accomplished with the ex- 
instant, and these address-indicating digits &re delivered chsive OR gab 86. If the dictionary digit and the con- 
over line 57 to the hold circuit 56. 35 fidence factor sign are equal, that is, either both are +1 
Thus, after each code word is entered in the register of both are -1, then the Output of gate $6 is 1, and if 
36, the comparator 54 receives the cormlation values they difFerent, the output is -1. The output of the 
resulting from a comparison of the received code word gate 86 is Passed through INVERTER gate 88 so that if 
with the words in the dictionary. ne 4o the signs of the dictionary digit and confidence level are 
pares each correlation value in the hold circuit with the same, the output is 0% and if they are different, 
the next correlation value to (be received and causes the the Output is Oa The o*tput Of the INVERTER gate 88 is 
hold ckcuit 56 to register the higher of the mo. After delivered €0 four AND gates 90; 92, 94 and 96. Also 
all words in the dictionary have been with the eilteriag the AND gates is the output from the four other 
received word, the address of the dictionary word canfidence factor register cells. For each confidence fac- 
circuit 56 through the comparator 54 to an address regis- respondirlg AND gate to pass any Output from the IN- 
58. The address register 58 delivers on its output VERTER The Output for each gate passes 
the address of the word most closely corresponding a resistor 989 loo, and a summing 
the received word, and the circuit indicates that this junction 1086 The Output Of each Of r cells of a 
dictionary word should be assumed to be the received portion 78 of the entire register 64 also Pass though 
word. Thus, the address register serves as an indicating INVERTER gates ll@* 112, B14 and and through 
means for indicating which dictionary word has the great- resistors 11% E20, 12% and 
est degree of correlation with the group of received input The resistors between each AND gate such as 90 and 
the junctioa PO& are choseh to pass currents proportional symbols. 
and circuit simplification, by using both analog and digital The resistors connected between the INVERTERS, such 
circuit portions. The analog-to-digital converter 32 is as 11% and the summing junction PO8 are chosen to pass 
utilized to carry out the multiplication by first converting currents representing a reference level that represents 
the confidence factors obtained from the sampler 28, GO zero. 
to the digital domain. An adder circuit 48, to be described An example of an addition by the circuit of FIG. 3 
in detail, performs summations in the analog domain, will aid in its undetstaading. It may be assumed that a 
using the digital outputs of the multiplier 44. Analog reference level at junction 834 is defined as 6 volts, so 
addition can be done rapidly with considerably simpler that 12 volts at  junction 134 indicates perfect correlation, 
han addition in the digital domain. The con- G5 while zero volts indicates complete lack of 
is utilized because it is generally easier to ac- each of the four summing junctions 108, 
curately retain digital values than analog values. It should 113, the reference level is 1.5 volts so that 3.0 volts indi- 
be noted that the hold circuit 56 must retain a correla- cates perfect correlation. An example for only the portion 
tion value, delivering samples of it to the comparator 54. 78 of the register 64 will be given. 
pn a typical system which may utilize a dictionary of 70 For ease in understanding, the binary levels are desig- 
64 words or more, the hold circuit 56 would have to nated by 0 and 1, and the output of cell 70 is zero volts 
retain the correlation value for the period of 64 compari- when it contains a binary level 01 and is one volt when it 
sons and deliver this value for up to 63 times to the contains a binary 1. Also, the binary levels 0 and 1 of 
comparator circuit 54. This generally can be done most the cells labeled S, 23, 22, 21 and 20 of portion 78 are indi- 
easily by registering the correlation values in the digital 7s cated by outputs of zero volts and one volt, respectively. 
The 'Omparator circuit 54 
it 
the highest correlation "&Iue is delivered by the hold 4; tor digit which is $.I, a 1 Will be delivered t0 the cor- 
A5 
The circuit of FIG. 2 is designed to attain high speed to the digit Value Of the CeII connected to the AND gate. 
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It may also be assumed that the digit in cell 70 is 1 while 64 combinations have meaning. Each of these 64 mea& 
the digits in the portion 78 are 11000, representing a con- ingful words, representing brightness values, is entered into 
fidence factor of + O S .  the dictionary 140. 
Continuing with the above example, the output from 
the cell 75 and the S cell enter the exclusive OR gate 86, demodulated and filtered to obtain signals representing 
and the 0 output therefrom results in the inverter 88 deliv- symbols. Each symbol has a duration of 64t, where b 
ering a I output. The 1 output from inverter 88 enters represents a given time period, and groups of symbols 
the AND cells 90, 92, 94, and 96. The 1 output from the represent code words. Each signal portion of a duration 
23 cell of portion 78 passes through AND gate 90, which 64t is of one binary level, but indudes noise which 
is constructed to deliver a current output of two (e.g., lo mask the binary level. The signals from the receiver 
two milliamperes) to the resistor 98, which reduces this are entered into a sample and integrate circuit 844. 
current to a current level of 1.6 at the summing junction sample and integrate circuit 844 integrates the signal 
108 (the rest of the current flows to ground). The inverter received from the receiver for a time period of 641 equal 
110 delivers no current through resistor 118 to the sum- to the duration of one symbol and delivers a voltage of a 
ming junction 108. The confidence factor cell 22 of the 15 level equal to this integral to the analog-to-digital con- 
portion 78 delivers 0 to the AND gate 92 which therefore verter 146. 
delivers nothing to resistor 100. However, the inverter At the end of each time period 64t, a clock delivers a 
I22 delivers a current of 1 to resistor 120, which reduces pulse over clock line 154 to the circuit 144. The clock 
this current so that a current of 0.4 is added to summing pulse begins a new integrating period, and causes circuit 
58. The same occurs for the outputs from the 20 144 to deliver its output obtained over the preceding 
cells 21 and 20, which contribute current values of 0.2 htegratbg period 64t. 
and 0.1, respectively, to the summing junction 108. Ac- The output of the converter 146 is delivered to a shift 
ordingly, the total current entering summing junction register 150 having 64 cell groups, each cell group having 
OS is 2.3. Inasmuch as a current value of 1.5 is taken five cells. A group of five digits representing one confi- 
evel, the result of the multiplication of the 25 dence factor is delivered in parallel to the first five-ce!l 
and the confidence factor in portion 78 is group 152 of the shift register. Also delivered to e 
reference level. This indicates a product cell group of the shift register 150 is the clock input 
of 0.8 to be added to the correlation sum. with pulses spaced a time 64t apart. At every pulse 
If the dictionary digit in cell 70 were 0, while the con- livered over line 154, all of the five-cell groups of the 
fidence factor was the same as in the previous example, 30 shift register 150 shift their contents to the next succeed- 
the output of exclusive OR gate 86 would be 1, the output ing cell group. The output from each cell group is 
of the INVERTER 88 would be 0, and no current would delivered to a multiplier and adder circuit 156. Also de- 
Bow through any of the AND gates 90 through 96. Then livered to the multiplier and adder circuit 156 is the out- 
the only output would be from the resistors connected put from a dictionary register 
to the inverter gates 110, 112, 114 and 116. Zero current 35 The dictionary register 158 has 64 cells, each receiving 
would flow through resistor 18, a current of 0.4 would a binary bit from one line of a group of li 
flow through resistor 20, a current of 01.2 through re- nected to the dictionary 140. The dictionary 
sistor 122 and 0.1 through resistor 124. The total cur- pulses spaced a distance t apart, from the clock 162. Each 
rent entering summing junction 158 would, therefore, be pulse causes the dictionary to downshift each word by 
0.7, which is 0.8 below the reference level of 1.5. This *' one row and enter the digits of the last row into the cells 
indicates a product of -0.8 to be added to the correlation of the dictionary register 158. The pulses spaced a time t 
sum. apart also enter the multiplier and adder circuit 856, 
are commanding it to multiply the confidence levels in the 
109, 64 cell groups of the shift register IS0 by the correspond- 
delivered to the adder 68 and 45 ing 64 digits entered into dictionary register 158. The 64 
of the adder. The sum of the p 
ming junction 134 is delivered I 
to the A N  1136, corresponding to the ADC 52 of FIG. 2. 
This sum represents the correlation value obtained by group 152, a shift of all confidence factors in the shift 
comparing the received code word with one dictionary 50 register occurs. After the shift, the register contains a 
word. new word. A comparison of each such new word is made 
FIG. 4 illustrates another embodiment of the invention with all 64 words in the dictionary 48, to generate 64 
which is useful for decoding where no reliable synchroniz- correlation values. This requires a time of 64t. It requires 
ing signals are available to indicate the beginning of each a time of 64x64 or  4096 periods of the interval t to re- 
code word. This circuit treats each group of symbols of 55 ceive the 64 symbols representing an entire data word, 
the length of one code word as though it constituted a and during this period, 4096 correlation values are pro- 
code word. Of course, in most cases, the group of sym- duced and delivered over the output line 364. The best, 
bok would contain the last symbols of one cord word r highest correlation value, is retained in the hold circuit 
and the first symbols of the next code word to be trans- 66. 
mitted. By comparing each of these groups of symbols with 60 
all of the words in a dictionary, a multitude of correla- are received by both a compara 
tion values is obtained. The highest correlation value will hold circuit 166. The hold circuit 
be obtained for the case where all symbols in a group are value and constantly delivers it to the comparator 168. 
actually from a single code word. This embodiment of the The comparator compares the correlation value in the 
invention requires the use of comma-free codes, wherein 65 hold circuit 166 with the new correlation level received 
no dictionary word is closely similar to a group of sym- Over the Output line 164 of the multiplier and adder cir- 
bols representing the last digits of one dictionary word cuit. If the correlation level input over line 164 is greater 
and the first digits of another dictionary word. A more than the correlation level held in the hold circuit 166, 
complete description of comma-free codes will be given then the comparator delivers a signal over output 170 to 
later. 70 the hold circuit 166. Such a signal at 1768 commands the 
The circuit of FIG. 4 may be used for decoding signals hold circuit to substitute the new correlation level (and 
representing 64 different values, such as 64 different bright- dictionary address corresponding thereto received from the 
nesses of a dot of a television picture raster. The 64 levels dictionary over a line, not shown) in the hold circuit in 
are represented by sixty-four binary symbols. Of the 264 Place of the previously held correlation level therein. This 
possible combinations of sixty-four binary symbols, only 75 Process continues for a period of 4096t. 
The incoming signals received by a receiver 
The currents through the summing junction 
currents from the summing juncti 
The correlation values delivered over outp 
3,541,314 
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At the end of the 40966 period, a pulse is delivered to 
hold circuit 166 over line 172. This pulse commands the 
hold circuit to expel the correlation level therein and sub- 
stitute a zero correlation level therefor. At the same 
time, the hold circuit delivers the dictionary address cor- 
responding to the correlation level held therein, to the 
best address register 194. The output of the best address 
register $74 changes at intervals of 4046t. During each 
such interval, an output 176 of the best address register is 
delivered which represents the address of the most prob- 
able word which has been received during a preceding 
4096t interval. 
The circuit of FIG. 4 is useful only for comma-free 
codes. Such codes have the characteristic that no two ad- 
jacent portions of different dictionary words are identical 
to a dictionary word (and preferably not even closely 
identical). For example, in a comma-free code, the last 
ten digits of one word and the first fifty-four digits of 
another word will not constitute a pattern closely identical 
to any of the sixty-four words in the dictionary. The use 
of a comma-free code prevents the obtaining of a high 
correlation between a group of received symbols and 
the symbols representing a dictionary word, unless all 
of the received symbols actually represent a single dic- 
tionary word. 
While a particular embodiment of the invention has 
been illustrated and described, it shonld be understood 
that many modifications and variations may be resorted 
to by those skilled in the art, and the scope of the in- 
vention is limited only by a just interpretation of the 
following claims. 
What is claimed is: 
1. A decoder system for determining the most prob- 
able data word represented by binary symbol values 
available in the form of noisy signals comprising: 
analog-to-digital converter means responsive to said 
noisy signals for generating a set of binary signals 
representing the analog value of a portion of said 
noisy signals which represents a binary symbol value; 
register means coupled to said analog-to-digital con- 
verter means for holding a plurality of sets of binary 
signals which may represent a data word; 
dictionary means for holding a plurality of binaty 
digits representing data words; 
matching means coupled to said register means and 
said dictionary means for multiplying each set of 
binary signals in said register means by a correspond- 
ing binary digit from said dictionary means to derive 
products; 
adding means coupled to said matching means for 
selectively adding the products derived by multiplying 
all of the sets of binary signals in said register means 
by corresponding binary digits representing one dic- 
tionary word to derive a correlation value; and 
comparator means responsive to said adding means for 
indicating the dictionary word having the highest cor- 
relation with a plurality of sets of binary digits which 
may represent a data word. 
2. The decoder system described in claim 1 wherein: 
said adder means comprises means for adding currents; 
and including 
second analog-to-digital converter means coupled to 
said adder means for generating digital signals rep- 
resenting the level of current generated by said adder 
means; and wherein 
said comparator means comprises a digital register 
coupled to said second analog-to-digital converter 
means for holding said digital signals. 
3. A decoder system for determining the most probable 
data word represented by a plurality of binary symbol 
values available in the form of noisy signals comprising: 
means coupled to said noisy signals for taking their 
values at intervals approximately equal to the inter- 
vals at which signals representing new binary values 
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have been transmitted, to derive confidence signals; 
shift register means coupled to said confidence signals 
for registering a plunality of said confidence signals 
equal to the length of a data word, said register means 
constructed to shift the position of each confidence 
signal by one position as each new confidence signal 
is received by it; 
dictionary means for holding a plurality of binary digits 
representing data words; 
matching means coupled to said shift register means 
and said dictionary means for generating correlation 
values indicating the algebraic sum of the products 
of dictionary digits with corresponding confidence 
signals after each new confidence signal is entered 
into said shift register means; and 
comparator means coupled to said matching means for 
indicating the highest correlation vaIue derived by 
said matching means at intervals equal to the period 
between the receipt of a confidence signal into a h t  
cell of said shift register means and the shifting of 
the same confidence signal out of the last cell of 
said register means. 
4. A decoder system for determining the most probable 
sampler means coupled to- said noisy signals for gen- 
erating confidence signals indicating binary values of 
inputs thereto and the confidence level to which said 
binary values are known; 
dictionary means for holding a plurality of binary digits 
representing data; words; 
matching means coupled to said sampler means and 
said dictionary means for generating a correlation 
value indicating the algebraic sum of the products of 
each dictionary digit with each corresponding con- 
fidence signal, each of said products having a magni- 
tude related to the confidence level of a confidence 
signal and having a sign determined by the correla- 
tion between the binary value indication of a con- 
fidence signal and a corresponding dictionary digit; 
and 
comparator means coupled to said matching means for 
indicating the dictionary word having the highest cor- 
relation with a groug of said confidence signals, said 
comparator means including register means for reg- 
istering correlation values, qualitative comparing 
means coupled to a correlation value in said register 
means and the output of said matching means for 
indicating the greater of the two correlation values 
from them, and means coupled to said qualitative 
comparing means for entering the correlation value 
from said matching means into said register means 
when the correlation value from said matching means 
is greater than the correlation value stored in said 
register means. 
word represented by noisy signals comprising : 
5. A decoder system comprising: 
receiver means for delivering binary signals received in 
a noisy background; 
sampler means coupled to said receiver means for gen- 
erating symbol confidence factors indicating the 
binary values of signals from said receiver means and 
the strengths of the signals which indicated the 
binary values; 
register means coupled to said sampler means for reg- 
istering a plurality of said symbol confidence factors; 
dictionary means for holding a pllurality of dictionary 
words represented by digits; 
dictionary readout means coupled to said dictionary 
means for reading out words in said dictionary 
means; 
multiplier means coupled to said register means and 
coupled to said dictionary readout means for gener- 
ating product representations of magnitudes depend- 
ent upon the magnitudes of said symbol confidence 
factors and with sign representations dependent upon 
3,641,3 14 
the correlation between the binary value of each 
symbol confidence factor and the digit value of a 
corresponding dictionary digit; 
adder means coupled to said multiplier means for gen- 
erating a signal indicating the algebraic sum of said 
product representations from said multiplier means; 
and 
qualitative comparator means coupled to said adder 
means for indicating which algebraic sum is the 
greatest, said comparator means including register 
means for holding a first of said algebraic sums, quali- 
tative comparing means for comparing said first sum 
held in said register means and a second sum gen- 
erated by said adder means at a time after it gener- 
ated said first sum, and means for retaining the first 
sum in said register means when it is greater than the 
second sum and for replacing the first sum held in 
said register means with the second sum last re- 
ceived from said adde 
is greater than the first sum. 
eans when the second sum 
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